No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
DLTS analysis of amphoteric interface defects in high-TiO2
MOS structures prepared by sol-gel spin-coating
5.J. Park, K.P. Biju, S. Jung, W. Lee, J. Lee, S. Kim, S. Park, J. Shin, and H. Hwang, IEEE Electron Device Lett. 32, 476 (2011).
8.K. Jiang, X. Ou, X.X. Lan, Z.Y. Cao, X.J. Liu, W. Lu, C.J. Gong, B. Xu, A.D. Li, Y.D. Xia, J. Yin, and Z.G. Liu, Appl. Phys. Lett. 104, 263506 (2014).
14.T. Nabatame, A. Ohi, T. Chikyo, M. Kimura, H. Yamada, and T. Ohishi, J. Vac. Sci. Technol. B 121, 3 (2014).
27.A. Kumar, S. Mondal, and K.S.R.K. Rao, AIP Conf. Proc. 1665, 080015 (2015).
35.G. Bersuker, J. Barnett, N. Moumen, B. Foran, C.D. Young, P. Lysaght, J. Peterson, B.H. Lee, P.M. Zeitzoff, and H.R. Huff, J. J. Appl. Phys. 43, 7899 (2004).
45.V.-S. Dang, H. Parala, J.H. Kim, K. Xu, N.B. Srinivasan, E. Edengeiser, M. Havenith, A.D. Wieck, T. de los Arcos, R. a. Fischer, and A. Devi, Phys. Stat. Sol. (a) 211, 416 (2014).
48.I.S. Jeon, J. Park, D. Eom, C.S. Hwang, H.J. Kim, C.J. Park, H.Y. Cho, J.-H. Lee, N.-I. Lee, and H.-K. Kang, Appl. Phys. Lett. 82, 1066 (2003).
49.B. Raeissi, J. Piscator, Y.Y. Chen, and O. Engström, J. ECS Soc. 158, G63 (2011).
Article metrics loading...
thin films have been fabricated from a facile, combined sol – gel spin – coating technique on p and n type silicon substrate. XRD and Raman studies headed the existence of anatase phase of TiO2 with a small grain size of 18 nm. The refractive index ‘n’ quantified from ellipsometry is 2.41. AFM studies suggest a high quality, pore free films with a fairly small surface roughness of 6 Å. The presence of Ti in its tetravalent state is confirmed by XPS analysis. The defect parameters observed at the interface of Si/TiO2 were studied by capacitance – voltage (C – V) and deep level transient spectroscopy
(DLTS). The flat – band voltage (VFB) and the density of slow interface states estimated are – 0.9, – 0.44 V and 5.24×1010, 1.03×1011 cm−2; for the NMOS and PMOS capacitors, respectively. The activation energies, interface state densities and capture cross – sections measured by DLTS are EV + 0.30, EC – 0.21 eV; 8.73×1011, 6.41×1011 eV−1 cm−2 and 5.8×10−23, 8.11×10−23 cm2 for the NMOS and PMOS structures, respectively. A low value of interface state density in both P- and N-MOS structures makes it a suitable alternate dielectric layer for CMOS applications. And also very low value of capture cross section for both the carriers due to the amphoteric nature of defect indicates that the traps are not aggressive recombination centers and possibly can not contribute to the device operation to a large extent.
Full text loading...
Most read this month