No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
Two planar polishing methods by using FIB technique: Toward ultimate top-down delayering for failure analysis
1. Baker and R. Jacob, CMOS: circuit design, layout, and simulation, Second ed. (Wiley-IEEE, 2008).
2.A. C. Sobieranski, F. Inci, H. C. Tekin, M. Yuksekkaya, E. Comunello, D. Cobra, A. von Wangenheim, and U. Demirci, Light: Sci. Appl. 4, e346 (2015).
3.S. Koeber, R. Palmer, M. Lauermann, W. Heni, D. L Elder, D. Korn, M. Woessner, L. Alloatti, S. Koenig, P. C Schindler, H. Yu, W. Bogaerts, L. R Dalton, W. Freude, J. Leuthold, and C. Koos, Light: Sci. Appl. 4, e255 (2015).
5.A. C. Bonora, Solid State Technology 20, 55 (1977).
7.R. Levi-Setti, Scanning Electron Microscopy 125–134 (1974).
9.L. Wang, X.-W. Lin, W. Hu, G.-H. Shao, P. Chen, L.-J. Liang, B.-B. Jin, P.-H. Wu, H. Qian, Y.-N. Lu, X. Liang, Z.-G. Zheng, and Y.-Q. Lu, Light: Sci. Appl. 4, e253 (2015).
18.G.R. Low, P.K. Tan, T.H. Ng, H.H. Yap, H. Feng, R. He, H. Tan, M.K. Dawood, Y.M. Huang, D.D. Wang, Y.Z. Zhao, Y. Zhou, J. Lam, and Z.H. Mai, in Proceedings from the 39th International Symposium for Testing and Failure Analysis, ISTFA (2013).
21.A. Cui, Z. Liu, J. F. Li, T. H. Shen, X. X. Xia, Z. Y. Li, Z. J. Gong, H. Q. Li, B. L. Wang, J. J. Li, H. F. Yang, W. X. Li, and C. Z. Gu, Light: Sci. Appl. 4, e308 (2015).
29.X. Zhang, L. Song, L. Cai, X. Z. Tian, Q. Zhang, X. Y. Qi, W. B. Zhou, N. Zhang, F. Yang, Q. X. Fan, Y. C. Wang, H. P. Liu, X. D. Bai, W. Y. Zhou, and S. S. Xie, Light: Sci. Appl. 4, e318 (2015).
31.X. F. Li, J. D. Budai, F. Liu, J. Y. Howe, J. H. Zhang, X.-J. Wang, Z. J. Gu, C. J. Sun, R. S. Meltzer, and Z. W. Pan, Light: Sci. Appl. 2, e50 (2013).
33.B. W. Tilma, M. Mangold, C. A. Zaugg, S. M. Link, D. Waldburger, A. Klenner, A. S. Mayer, E. Gini, M. Golling, and U. Keller, Light: Sci. Appl. 4, e310 (2015).
38.D. Casey, C. Chandler, M. Megorden, T. Gannon, A. Krechmer, D. Monforte, N. Antoniou, N. Bassom, P. Carleson, B. Silva, R. Hill, G. Gu, A. Saxonis, M. Phaneuf, and J. Li, in Proc. 28th ISTFA (2002), p. 553.
39.A. Morin, D. Lucot, A. Ouerghi, G. Patriarche, E. Bourhis, A. Madouri, C. Ulysse, J. Pelta, L. Auvray, R. Jede, L. Bruchhaus, and J. Gierak, Microelectronic Engineering 97, 311 (2012).
40.R. J. Young, Electronic Device Failure Analysis 13, 12 (2011).
41.M. Gonzales, M. Parley, J. Lau, M. DiBattista, and B. Routh, Physical and Failure Analysis of Integrated Circuits (IPFA) 1 (2012).
Article metrics loading...
Presently two major limiting factors are hindering the failure analysis (FA) development during the semiconductor manufacturing process and technology improvement: (1) Impossibility of manual polishing on the edge dies due to the amenability of layer peeling off; (2) Abundant demand of multi-locations FA, especially focusing different levels of layers simultaneously. Aiming at resolving these limitations, here we demonstrate two unique high precision polishing methods by using focused ion beam(FIB) technique. One is the vertical top down chemical etching at the aimed location; the other one is the planar top down slicing. Using the FIB for delayering not only solves these problems mentioned above, but also offers significant advantages over physical planar polishing methods such as: (1) having a better control of the delayering progress, (2) enabling precisely milling at a region of interest, (3) providing the prevention of over-delayering and (4) possessing capability to capture images at the region of interest simultaneously and cut into the die directly to expose the exact failure without damaging other sections of the specimen.
Full text loading...
Most read this month