Skip to main content
banner image
No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
/content/aip/journal/adva/5/4/10.1063/1.4915322
1.
1.International Technology Roadmap for Semiconductors 2013 Edition, Interconnect Chapter (ITRS-2013).
2.
2.International Technology Roadmap for Semiconductors 2013 Edition, PIDS Chapter (ITRS-2013).
3.
3.X. Duan, X. Gu, J. Cho, and J. Kim, IEEE 61st Electronic Components and Technology Conference (2011), pp. 17911795.
4.
4.Synopsys, Mountain View, CA, USA. (2012). Sentaurus Device Simulator. Available: http://www.synopsys.com/tools/tcad/Pages/.
5.
5.N. H. Khan, S. M. Alam, and S. Hassoun, IEEE International Conference on 3D System Integration (2009), pp. 17.
6.
6.L. J.-H. Lin and Y.-P. Chiou, IEEE Electron Device Letters 35(6), 660662 (2014).
http://dx.doi.org/10.1109/LED.2014.2318301
7.
7.X. Gu, J. Silberman, Y. Liu, and X. Duan, inIEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems (2012).
8.
8.J. Cho, E. Song, K. Yoon, J. Pak, J. Kim, W. Lee, T. Song, K. Kim, J. Lee, H. Lee, K. Park, S. Yang, M. Suh, K. Byun, and J. Kim, IEEE Transactions on Components, Packaging and Manufacturing Technology 1(2), 220233 (2011).
http://dx.doi.org/10.1109/TCPMT.2010.2101892
9.
9.R. Fang, X. Sun, M. Miao, and Y. Jin, IEEE 15th International Conference on Electronic Packaging Technology (ICEPT) 2014, 783787 (2014).
10.
10.A. E. Engin and N. S. Raghavan, IEEE 3D Systems Integration Conference (3DIC), 2012: 1–4.
http://aip.metastore.ingenta.com/content/aip/journal/adva/5/4/10.1063/1.4915322
Loading
/content/aip/journal/adva/5/4/10.1063/1.4915322
Loading

Data & Media loading...

Loading

Article metrics loading...

/content/aip/journal/adva/5/4/10.1063/1.4915322
2015-03-13
2016-09-28

Abstract

Although a through-silicon via (TSV) is widely used in three-dimensional integrated circuit systems, one of its major design challenges is noise coupling between TSVs and active devices. This paper investigates noise coupling between TSVs and active devices for 20/14-nm technology nodes. The effect of variations of structural parameters on noise coupling was examined using a three-dimensional full-wave electromagnetic field solver and its result was explained. Additionally, transient analysis on coupling noise was conducted with Synopsys TCAD. Furthermore, a combined strategy employing doped signal TSVs and ‘bare’ ground TSVs was proposed and compared with conventional signal/ground schemes. Demonstrated to improve noise isolation effectively, the proposed strategy is inherently advantageous to circuits of advanced technology nodes compared with other noise isolation schemes, for it demands no modification of the original circuit design, placement and routing.

Loading

Full text loading...

/deliver/fulltext/aip/journal/adva/5/4/1.4915322.html;jsessionid=vz7KHlaYYefsPqPidbcVPSXT.x-aip-live-03?itemId=/content/aip/journal/adva/5/4/10.1063/1.4915322&mimeType=html&fmt=ahah&containerItemId=content/aip/journal/adva
true
true

Access Key

  • FFree Content
  • OAOpen Access Content
  • SSubscribed Content
  • TFree Trial Content
752b84549af89a08dbdd7fdb8b9568b5 journal.articlezxybnytfddd
/content/realmedia?fmt=ahah&adPositionList=
&advertTargetUrl=//oascentral.aip.org/RealMedia/ads/&sitePageValue=aipadvances.aip.org/5/4/10.1063/1.4915322&pageURL=http://scitation.aip.org/content/aip/journal/adva/5/4/10.1063/1.4915322'
Right1,Right2,Right3,