No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
The demonstration of a D-SMT stressor on Ge planer n-MOSFETs
1.Kwan-Yong Lim, Hyunjung Lee, Choongryul Ryu, Kang-Ill Seo, Uihui Kwon, Seokhoon Kim, Jongwan Choi, Kyungseok Oh, Hee-Kyung Jeon, Chulgi Song, Tae-Ouk Kwon, Jinyeong Cho, Seunghun Lee, Yangsoo Sohn, Hong Sik Yoon, Junghyun Park, Kwanheum Lee, Wookje Kim, Eunha Lee, Sang-Pil Sim, Chung Geun Koh, Sang Bom Kang, Siyoung Choi, and Chilhee Chung, “Novel stress-memorization-technology (SMT) for high electron mobility enhancement of gate last high-kmetal gate devices,” in IEDM Tech. Dig. (2010), pp. 229–232.
2.Cory E. Weber, Stephen M. Cea, Hemant Deshpande, Oleg Golonzka, and Mark Y. Liu, “Modeling of NMOS Performance Gains from Edge Dislocation Stress,” in IEDM Tech. Dig. (2011), pp. 801–804.
3.Tzer-Min Shen, Yen-Tien Tung, Ya-Yun Cheng, Da-Chin Chiou, Chia-Yi Chen, Ching-Chang Wu, Y. M. Sheu, Han-Ting Tsai, C. M. Huang, G. Hsieh, Gino Tsai, Samuel Fung, Jeff Wu, and Carlos H. Diaz, “Molecular Dynamic Simulation Study of Stress Memorization in Si Dislocations,” inIEDM Tech. Dig. (2012), pp. 697–700.
4.M.-H. Liao, P. G. Chen, S. C. Huang, S. C. Kao, C. X. Hung, K. H. Liu, C. Lien, and C. Y. Liu, “The demonstration of D-SMT stressor on Si and Ge n-FinFETs,” in Symposium on VLSI Technology (2014), p. T20-2.
5.Ming-Heng Tsai, Sun-Rong Jan, Che-Yu Yeh, Chee Wee Liu, Robert Veniaminovich Goldstein, Valentin Alexandrovich Gorodtsov, and Pavel Sergeevich Shushpannikov, “Modeling and Optimization of Edge Dislocation Stressors,” IEEE Electron Device Letters 34(8), 948–951 (2013).
6.N. G. Rudawski, K. S. Jones, S. Morarka, M. E. Law, and R. G. Elliman, “Stressed multidirectional solid-phase epitaxial growth of Si,” Journal of Appl. Phys. 105, 081101-1–081101-3 (2009).
7.M.-H. Liao, C.-H. Chen, L.-C. Chang, and C. Yang, “The systematic study and simulation modeling on nano-level dislocation edge stress effects,” Journal of Appl. Phys. 111, 084510-1–084510-3 (2012).
8.Ken Uchida, “Extending the FET,” short course inIEDM Tech. Dig., 2013.
9.B. L. Darby, B. R. Yates, I. Martin-Bragado, J. L. Gomez-Selles, R. G. Elliman, and K. S. Jones, “Substrate orientation dependence on the solid phase epitaxial growth rate of Ge,” Journal of Appl. Phys. 113, 033505-1–033505-3 (2013).
10.C. H. Lee, C. Lu, T. Tabata, W. F. Zhang, T. Nishimura, K. Nagashio, and A. Toriumi, “Oxygen Potential Engineering of Interfacial Layer for Deep Sub-nm EOT High-k Gate Stacks on Ge,” in IEDM Tech. Dig. (2013), pp. 40–43.
12.S. Glasstone, K. J. Laidler, and H. Eyring, The Theory of Rate Processes (McGraw-Hill, New York, 1948).
Article metrics loading...
An approximately 31% Id,sat improvement and 42% mobility enhancement are achieved on the planer Ge n-Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) by implementing the dislocation-stress memorization technology (D-SMT) stressor for the first time, based on an investigation of crystal re-growth velocities along different directions and the optimization of the dislocation angle (θ) in Ge. Ultra-high stress (>3 GPa) capping SiN film is found to be essential for modifying the crystal re-growth velocities along the  and  directions to optimize the θ. The change of crystal re-growth velocities and the mobility enhancement ratio with the stress along the assigned directions in Ge is also discussed, respectively.
Full text loading...
Most read this month