Skip to main content
banner image
No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
/content/aip/journal/adva/6/1/10.1063/1.4940755
1.
1.G. Larrieu and X.-L. Han, Nanoscale 5, 2437 (2013).
http://dx.doi.org/10.1039/c3nr33738c
2.
2.S. Sato, K. Kakushima, K. Ohmori, K. Natori, K. Yamada, and H. Iwai, Applied physics letters 99, 223518 (2011).
http://dx.doi.org/10.1063/1.3665261
3.
3.C.-K. Baek, S. Park, M.-D. Ko, T. Rim, S. Choi, and Y.-H. Jeong, Journal of Applied Physics 112, 034513 (2012).
http://dx.doi.org/10.1063/1.4745858
4.
4.J.-S. Yoon, T. Rim, J. Kim, M. Meyyappan, C.-K. Baek, and Y.-H. Jeong, Applied Physics Letters 105, 102105 (2014).
http://dx.doi.org/10.1063/1.4895030
5.
5.H. M. Fahad, C. E. Smith, J. P. Rojas, and M. M. Hussain, Nano letters 11, 4393 (2011).
http://dx.doi.org/10.1021/nl202563s
6.
6.H. M. Fahad and M. M. Hussain, Scientific reports 2 (2012).
http://dx.doi.org/10.1038/srep00475
7.
7.“ITRS, 2013 edition,”.
8.
8.“Sentaurus TCAD User Guide, Ver. H-2013.03,”.
http://aip.metastore.ingenta.com/content/aip/journal/adva/6/1/10.1063/1.4940755
Loading
/content/aip/journal/adva/6/1/10.1063/1.4940755
Loading

Data & Media loading...

Loading

Article metrics loading...

/content/aip/journal/adva/6/1/10.1063/1.4940755
2016-01-22
2016-09-26

Abstract

We investigate the electrical characteristics of a double-gate-all-around (DGAA) transistor with an asymmetric channel width using three-dimensional device simulation. The DGAA structure creates a siliconnanotube field-effect transistor (NTFET) with a core-shell gate architecture, which can solve the problem of loss of gate controllability of the channel and provides improved short-channel behavior. The channel width asymmetry is analyzed on both sides of the terminals of the transistors, i.e., source and drain. In addition, we consider both -type and -type DGAA FETs, which are essential to forming a unit logic cell, the inverter. Simulation results reveal that, according to the carrier types, the location of the asymmetry has a different effect on the electrical properties of the devices. Thus, we propose the N/P DGAA FET structure with an asymmetric channel width to form the optimal inverter. Various electrical metrics are analyzed to investigate the benefits of the optimal inverter structure over the conventional inverter structure. Simulation results show that 27% delay and 15% leakage power improvement are enabled in the optimum structure.

Loading

Full text loading...

/deliver/fulltext/aip/journal/adva/6/1/1.4940755.html;jsessionid=efpZPAqYmGirzMsCwvKHwEPz.x-aip-live-06?itemId=/content/aip/journal/adva/6/1/10.1063/1.4940755&mimeType=html&fmt=ahah&containerItemId=content/aip/journal/adva
true
true

Access Key

  • FFree Content
  • OAOpen Access Content
  • SSubscribed Content
  • TFree Trial Content
752b84549af89a08dbdd7fdb8b9568b5 journal.articlezxybnytfddd
/content/realmedia?fmt=ahah&adPositionList=
&advertTargetUrl=//oascentral.aip.org/RealMedia/ads/&sitePageValue=aipadvances.aip.org/6/1/10.1063/1.4940755&pageURL=http://scitation.aip.org/content/aip/journal/adva/6/1/10.1063/1.4940755'
Right1,Right2,Right3,