Skip to main content
banner image
No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
1.Y. Takahashi, A. Fujiwara, K. Yamazaki, H. Namatsu, K. Kurihara, and K. Murase, Appl. Phys. Phys 76, 637-639 (2000).
2.H. Inokawa, A. Fujiwara, and Y. Takahashi, IEEE Trans. Electron Devices 50, 462 (2003).
3.K. Degawa, T. Aoki, T. Higuchi, H. Inokawa, and Y. Takahashi, IEICE Trans. Electron E 87-C, 1827 (2004).
4.C. K. Lee, S. J. Kim, S. J. Shin, J. B. Choi, and Y. Takahashi, Appl. Phys. Lett 92, 093101 (2008).
5.S. J. Kim, C. K. Lee, R. S. Chung, E. S. Park, S. J. Shin, J. B. Choi, Y. S. Yu, N. S. Kim, H. G. Lee, and K. H. Park, IEEE Trans. Electron Devices 56, 1048 (2009).
6.J. A. Mol, J. Verduijn, R. D. Levine, F. Remacle, and S. Rogge, Proc. Natl Acad. Sci. USA 108, 13969 (2011).
7.S. J. Kim, J. J. Lee, H. J. Kang, J. B. Choi, Y.-S. Yu, Y. Takahashi, and D. G. Hasko, Appl. Phys. Lett. 101, 183101 (2012).
8.M. Saitoh and T. Hiramoto, Appl. Phys. Lett 84, 3172 (2004).
9.P. W. Li, D. M. T. Kuo, W. M. Liao, and W. T. Lai, Appl. Phys. Lett 88, 213117 (2006).
10.Y. Kimura, K. Itoh, R. Yamaguchi, K. Ishibashi, K. Itaya, and M. Niwano, Appl. Phys. Lett 90, 093119 (2007).
11.S. J. Shin, C. S. Jung, B. J. Park, T. K. Yoon, J. J. Lee, S. J. Kim, J. B. Choi, Y. Takahashi, and D. G. Hasko, Appl. Phys. Lett 97, 103101 (2010).
12.S. J. Shin, J. J. Lee, H. J. Kang, J. B. Choi, S. –R. Eric Yang, Y. Takahashi, and D. G. Hasko, Nano Lett. 11(4), 1591 (2011).
13.J. B. Choi, in Toward Quantum FinFET; Lecture Notes in Nanoscale Science and Technology, edited by W. Han and Z. M. Wang (Springer International Publishing, Switzerland, 2013), Vol. 17, pp. 285-303.

Data & Media loading...


Article metrics loading...



We propose a new architecture for a dynamic random-access-memory (DRAM) capable of storing multiple values by using a single-electron transistor (SET). The gate of a SET is designed to be connected to a plurality of DRAM unit cells that are arrayed at intersections of word lines and bitlines. In this SET-DRAM hybrid scheme, the multiple switching characteristics of SET enables multiple value data stored in a DRAM unit cell, and this increases the storage functionality of the device. Moreover, since refreshing data requires only a small amount of SET driving current, this enables device operating with low standby power consumption.


Full text loading...


Access Key

  • FFree Content
  • OAOpen Access Content
  • SSubscribed Content
  • TFree Trial Content
752b84549af89a08dbdd7fdb8b9568b5 journal.articlezxybnytfddd