No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
The investigation of the diameter dimension effect on the Si nano-tube transistors
1.N. Singh, W. W. Fang, S. C. Rustagi, K. D. Budharaju, Selin H. G. Teo, S. Mohanraj, G. Q. Lo, N. Balasubramanian, and D.-L. Kwong, IEEE ELECTRON DEVICE LETTERS 28, 558 (2007).
5.R. Cheng, B. Liu, P. Guo, Y. Yang, Q. Zhou, X. Gong, Y. Dong, Y. Tong, K. Bourdelle, N. Daval, D. Delprat, B.-Y. Nguyen, E. Augendre, and Y.-C. Yeo, Tech. Dig., Int. Electron Device Meeting 653 (2013).
7.S. Bangsaruntip, K. Balakrishnan, S.-L. Cheng, J. Chang, M. Brink, I. Lauer, R. L. Bruce, S. U. Engelmann, A. Pyzyna, G. M. Cohen, L. M. Gignac, C. M. Breslin, J. S. Newbury, D. P. Klaus, A. Majumdar, J. W. Sleight, and M. A. Guillorn, Tech. Dig., Int. Electron Device Meeting 526 (2013).
8.W. Chern, P. Hashemi, J. T. Teherani, T. Yu, Y. Dong, G. Xia, D. A. Antoniadis, and J. L. Hoyt, Tech. Dig., Int. Electron Device Meeting 387 (2012).
9.S.-G. Hur, J.-G. Yang, S.-S. Kim, D.-K. Lee, T. An, K.-J. Nam, S.-J. Kim, Z. Wu, W. Lee, U. Kwon, K.-H. Lee, Y. Park, W. Yang, J. Choi, H.-K. Kang, and E. Jung, Tech. Dig., Int. Electron Device Meeting 649 (2013).
Article metrics loading...
The vertical gate-all-around (V-GAA) Si nano-tube (NT) devices with different diameter dimensions are studied in this work with the promising device performance. The V-GAA structure makes the transistor easy to be scaled down continuously to meet the complementary metal-oxide-semiconductor (CMOS) scaling requirements of the 7/10 nm technology node and beyond. The Si NT device with the hollow structure is demonstrated to have the capability to “deplete” and “screen-out” the out-of gate control carriers in the center of the NT and further result in the better device short channel control. Based on the study in this work, the V-GAA Si NT device with the optimized diameter dimension (=20 nm) can benefit the Ion-state current and reduce the Ioff-state stand-by power simultaneously, due to the less surface roughnessscattering and the better short channel control characteristics. The proposed V-GAA Si NT device is regarded as one of the most promising candidates for the future application of the sub-7/10 nm logic era.
Full text loading...
Most read this month