No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
Design criteria for XeF2
enabled deterministic transformation of bulk silicon (100) into flexible silicon layer
D.-H. Kim, S. Wang, H. Keum, R. Ghaffari, Y.-S. Kim, H. Tao, B. Panilaitis, M. Li, Z. Kang, F. Omenetto, Y. Huang, and J. A. Rogers, Small 8, 3263 (2012).
M. Ying, A. P. Bonifas, N. Lu, Y. Su, R. Li, H. Cheng, A. Ameen, Y. Huang, and J. A. Rogers, Nanotechnology 23, 344004 (2012).
J. M. Nassar, M. D. Cordero, A. T. Kutbee, M. A. Karimi, G. A. T. Sevilla, A. M. Hussain, A. Shamim, and M. M. Hussain, Adv. Mater. Technol. 1, 1600004 (2016).
J. Wiest, T. Stadthagen, M. Schmidhuber, M. Brischwein, J. Ressler, U. Raeder, H. Grothe, A. Melzer, and B. Wolf, Anal. Lett. 39, 1759 (2006).
M. D. Angione, R. Pilolli, S. Cotrone, M. Magliulo, A. Mallardi, G. Palazzo, L. Sabbatini, D. Fine, A. Dodabalapur, N. Cioffi, and L. Torsi, Mater. Today 14, 424 (2011).
N. Yogeswaran, W. Dang, W. T. Navaraj, D. Shakthivel, S. Khan, E. O. Polat, S. Gupta, H. Heidari, M. Kaboli, L. Lorenzelli, G. Cheng, and R. Dahiya, Adv. Robotics 29, 1359 (2015).
J. P. Rojas, G. A. Torres Sevilla, M. T. Ghoneim, S. B. Inayat, S. M. Ahmed, A. M. Hussain, and M. M. Hussain, ACS Nano 8, 1468 (2014).
M. T. Ghoneim, H. M. Fahad, A. M. Hussain, J. P. Rojas, G. A. Torres Sevilla, N. Alfaraj, E. B. Lizardo, and M. M. Hussain, AIP Adv. 5, 127115 (2015).
N. Alfaraj, A. M. Hussain, G. A. Torres Sevilla, M. T. Ghoneim, J. P. Rojas, A. B. Aljedaani, and M. M. Hussain, Appl. Phys. Lett. 107, 174101 (2015).
Article metrics loading...
Isotropic etching of bulk silicon (100) using Xenon Difluoride (XeF2) gas presents a unique opportunity to undercut and release ultra-thin flexible silicon layers with pre-fabricated state-of-the-art Complementary Metal Oxide Semiconductor
(CMOS) electronics. In this work, we present design criteria and mechanism with a comprehensive mathematical model for this method. We consider various trench geometries and parametrize important metrics such as etch time, number of cycles and area efficiency in terms of the trench diameter and spacing so that optimization can be done for specific applications. From our theoretical analysis, we conclude that a honeycomb-inspired hexagonal distribution of trenches can produce the most efficient release of ultra-thin flexible silicon layers in terms of the number of etch cycles, while a rectangular distribution of circular trenches provides the most area efficient design. The theoretical results are verified by fabricating and releasing (varying sizes) flexible silicon layers. We observe uniform translation of design criteria into practice for etch distances and number of etch cycles, using reaction efficiency as a fitting parameter.
Full text loading...
Most read this month