No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
A silicon doped hafnium oxide ferroelectric p–n–p–n SOI tunneling field–effect transistor with steep subthreshold slope and high switching state current ratio
L. Britnell, R. V. Gorbachev, R. Jalil, B. D. Belle, F. Schedin, A. Mishchenko, T. Georgiou, M. I. Katsnelson, L. Eaves, S. V. Morozov, N. M. R. Peres, J. Leist, A. K. Geim, K. S. Novoselov, and L. A. Ponomarenko, Science 335, 947 (2012).
S. Marjani, S. E. Hosseini, and R. Faez, J. Comput. Electron. .
M. H. Lee, J.-C. Lin, Y.-T. Wei, C.-W. Chen, W.-H. Tu, H.-K. Zhuang, and M. Tang, in Proceedings of the IEEE International Electron Devices Meeting (IEDM), 2013, p. 4.5.1.
N. Setter, D. Damjanovic, L. Eng, G. Fox, S. Gevorgian, S. Hong, A. Kingon, H. Kohlstedt, N. Y. Park, G. B. Stephenson, I. Stolitchnov, A. K. Taganstev, D. V. Taylor, T. Yamada, and S. Streiffer, J. Appl. Phys. 100, 051606–1 (2006).
and M. Garner
, in Workshop and ERD/ERM Working Group Meeting
, p. 1
T. S. Boscke, Ph.D. dissertation, Technische Universität Hamburg-Harburg, 2010.
J. Muller, T. S. Boscke, D. Brauhaus, U. Schroder, U. Bottger, J. Sundqvist, P. Kucher, T. Mikolajick, and L. Frey, Appl. Phys. Lett. 99, 112901–1 (2011).
E. Yurchuk, J. Muller, J. Paul, T. Schlosser, D. Martin, R. Hoffmann, S. Mueller, S. Slesazeck, U. Schroeder, R. Boschke, R. V. Bentum, and T. Mikolajick, IEEE Trans. Electron Devices 99, 3699 (2014).
R. P. Feynman, R. B. Leighton, and M. Sands, Lectures on Physics (Addison-Wesley: Reading, MA, USA, 1964).
M. Baklanov, K. Maex and M. Green, Dielectric Films for Advanced Microelectronics; (John Wiley & Sons, NJ, USA, 2007) p. 438.
Q. Lu, R. Lin, P. Ranade, Y. C. Yeo, X. Meng, H. Takeuchi, T.-J. King, C. Hu, H. Luan, S. Lee, W. Bai, C.-H. Lee, D.-L. Kwong, X. Guo, X. Wang, and T.-P. Ma, in Proceedings of the IEEE International Electron Devices Meeting (IEDM), 2000, p. 641.
G. He and Z. Sun, High-k Gate Dielectrics for CMOS Technology; (John Wiley & Sons, NJ, USA, 2012) p.175–176.
J. Yuan, C. Gruensfelder, K. Y. Lim, T. Wallner, M. K. Jung, M. J. Sherony, Y. M. Lee, J. Chen, C. W. Lai, and Y. T. Chow, in Proceedings of the IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2010, p. 66.
ATLAS Device Simulation Software, Silvaco Int., Santa Clara, CA, USA, 2012.
K. Ohashi, M. Fujimatsu, S. Iwata, and Y. Miyamoto, Jpn. J. Appl. Phys. 54, 04DF10-1 (2015).
Article metrics loading...
In this paper, a silicon–on–insulator (SOI) p–n–p–n tunneling field–effect transistor (TFET) with a silicon
doped hafnium oxide (Si:HfO2) ferroelectric gate stack is proposed and investigated via 2D device simulation with a calibrated nonlocal band–to–band tunneling
model. Utilization of Si:HfO2 instead of conventional perovskite ferroelectrics such as lead zirconium titanate (PbZrTiO3) and strontium bismuth tantalate (SrBi2Ta2O9) provides compatibility to the CMOS process as well as improved device scalability. By using Si:HfO2
ferroelectric gate stack, the applied gate voltage is effectively amplified that causes increased electric field at the tunneling junction and reduced tunneling barrier width. Compared with the conventional p–n–p–n SOI TFET, the on–state current and switching state current ratio are appreciably increased; and the average subthreshold slope (SS) is effectively reduced. The simulation results of Si:HfO2
ferroelectric p–n–p–n SOI TFET show significant improvement in transconductance (9.8X enhancement) at high overdrive voltage and average subthreshold slope (35% enhancement over nine decades of drain current) at room temperature, indicating that this device is a promising candidate to strengthen the performance of p–n–p–n and conventional TFET for a switching performance.
Full text loading...
Most read this month