No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
Pentacene-based metal-insulator-semiconductor memory structures utilizing single walled carbon nanotubes as a nanofloating gate
11. M. Palumbo, K. U. Lee, B. T. Ahn, A. Suri, K. S. Coleman, D. Zeze, D. Wood, C. Pearson, and M. C. Petty, J. Phys. D: Appl. Phys. 39, 3077 (2006).
12. M. Alba-Martin, T. Firmager, J. J. Atherton, M. C. Rosamond A. J. Gallant, M. C. Petty, A. Al Ghaferi, A. Ayesh, D. Ashall, M. F. Mabrook, and D. A. Zeze, IEEE International Conference on Nanotechnology, Portland, USA, 15–18 August, 2011, p. 991.
14. J. Singh, Semiconductor Devices: Basic Principles (Wiley, New York, 2001).
16. V. S. Reddy, S. Das, S. K. Ray, and A. Dhar, IEEE International Workshop on Physics of Semiconductor Devices (Indian Institute of Technology, IIT, Bombay, India, 2007), pp. 569–572.
Article metrics loading...
A pentacene-based organic metal-insulator-semiconductormemory device, utilizing single walled carbon nanotubes(SWCNTs) for charge storage is reported. SWCNTs were embedded, between SU8 and polymethylmethacrylate to achieve an efficient encapsulation. The devices exhibit capacitance-voltage clockwise hysteresis with a 6 V memory window at ± 30 V sweep voltage, attributed to charging and discharging of SWCNTs. As the applied gate voltage exceeds the SU8 breakdown voltage, charge leakage is induced in SU8 to allow more charges to be stored in the SWCNT nodes. The devices exhibited high storage density (∼9.15 × 1011 cm−2) and demonstrated 94% charge retention due to the superior encapsulation.
Full text loading...
Most read this month