1887
banner image
No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
Understanding on the current-induced crystallization process and faster set write operation thereof in non-volatile phase change memory
Rent:
Rent this article for
USD
10.1063/1.3684245
/content/aip/journal/apl/100/6/10.1063/1.3684245
http://aip.metastore.ingenta.com/content/aip/journal/apl/100/6/10.1063/1.3684245
View: Figures

Figures

Image of FIG. 1.
FIG. 1.

(Color online) (a) Device voltage waveform at the set pulse voltage of 0.9 V and the set pulse width of 1 μs and low-field resistance at various set pulse widths. (b) Changes in low-field resistance with the increase of set overwrite up to 100 counts (repetition period = 60 s) at two pre-threshold and two post-threshold set pulse widths. The (a) and (b) are from TiN 100 nm/Ge1Sb2Te4 100 nm/TiN 100 nm layered structures with 90 nm contact size.

Image of FIG. 2.
FIG. 2.

Device voltage waveforms superimposed by time-resolved low-field resistances at the set voltages of (a) 0.76 V, (b) 0.8 V, (c) 0.9 V, (d) 1.0 V, (e) 1.2 V, (f) 1.4 V, (g) 1.6 V, and (h) 1.8 V. The device was always reset with 2.0 V and 100 ns pulse (20 mW) before each set operation for consistency.

Image of FIG. 3.
FIG. 3.

Set power dependencies of (a) total set time tset , (b) the incubation time tinc , and (c) the growth time tgro in the current-induced crystallization process.

Image of FIG. 4.
FIG. 4.

(Color online) Schematic temperature profiles increased by electrical set pulse various powers and T-T-T diagram of Ge-Sb-Te material.

Image of FIG. 5.
FIG. 5.

(Color online) Resistance changes in the cells with Ge2Sb2Te5 100 nm on TiN electrode with 45 nm contact size as a function of set pulse width in three different pulse forms, inserted on the top of Fig. 5. When the pulse width is varied, the durations of high-power and low-power are always the same in case of two-step pulse while the falling width is only changed in case of slow-quenched pulse, respectively. If otherwise, the rising and falling widths are fixed to be 10 ns. The significantly lower power scale than those of Fig. 3 is attributed to the well-designed cell structure for maximizing Joule heating efficiency in the phase change memory device with 45 nm technology.

Loading

Article metrics loading...

/content/aip/journal/apl/100/6/10.1063/1.3684245
2012-02-09
2014-04-19
Loading

Full text loading...

This is a required field
Please enter a valid email address
752b84549af89a08dbdd7fdb8b9568b5 journal.articlezxybnytfddd
Scitation: Understanding on the current-induced crystallization process and faster set write operation thereof in non-volatile phase change memory
http://aip.metastore.ingenta.com/content/aip/journal/apl/100/6/10.1063/1.3684245
10.1063/1.3684245
SEARCH_EXPAND_ITEM