No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
A two-in-one process for reliable graphene transistors processed with photo-lithography
5. Yu.-M. Lin, A. Valdes-Garcia, S.-J. Han, D. B. Farmer, I. Meric, Y. Sun, Y. Wu, C. Dimitrakopoulos, A. Grill, P. Avouris, and K. A. Jenkins, Science 332(6035), 1294 (2011).
6. Y. Wu, K. A. Jenkins, A. Valdes-Garcia, D. B. Farmer, Yu. Zhu, A. A. Bol, C. Dimitrakopoulos, W. Zhu, F. Xia, P. Avouris, and Yu.-M. Lin, Nano Lett. 12(6), 3062 (2012).
20. J. D. Plummer, M. Deal, and P. B. Griffin, Silicon VLSI Technology: Fundamentals, Practice and Modeling ( Prentice Hall, Upper Saddle River, NJ, 2000).
21. X. Li, W. Cai, J. An, S. Kim, J. Nah, D. Yang, R. Piner, A. Velamakanni, I. Jung, E. Tutuc, S. K. Banerjee, L. Colombo, and R. S. Ruoff, Science 324(5932), 1312 (2009).
24. Q. Yu, L. A. Jauregui, W. Wu, R. Colby, J. Tian, Z. Su, H. Cao, Z. Liu, D. Pandey, D. Wei, T. F. Chung, P. Peng, N. P. Guisinger, E. A. Stach, J. Bao, S.-S. Pei, and Y. P. Chen, Nat. Mater. 10(6), 443 (2011).
26. L. Arsié, S. Esconjauregui, R. Weatherup, Y. Guo, S. Bhardwaj, A. Centeno, A. Zurutuza, C. Cepek, and J. Robertson, Appl. Phys. Lett. 105(10), 103103 (2014).
29. P. W. Atkins and J. De Paula, Atkins' Physical Chemistry, 10th ed. ( Oxford University Press, Oxford, 2014).
Article metrics loading...
Research on graphene field-effect transistors (GFETs) has mainly relied on devices fabricated using electron-beam lithography for pattern generation, a method that has known problems with polymer contaminants. GFETs fabricated via photo-lithography suffer even worse from other chemical contaminations, which may lead to strong unintentional doping of the graphene. In this letter, we report on a scalable fabrication process for reliable GFETs based on ordinary photo-lithography by eliminating the aforementioned issues. The key to making this GFET processing compatible with silicon technology lies in a two-in-one process where a gate dielectric is deposited by means of atomic layer deposition. During this deposition step, contaminants, likely unintentionally introduced during the graphene transfer and patterning, are effectively removed. The resulting GFETs exhibit current-voltage characteristics representative to that of intrinsic non-doped graphene. Fundamental aspects pertaining to the surface engineering employed in this work are investigated in the light of chemical analysis in combination with electrical characterization.
Full text loading...
Most read this month