No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
GaAs semiconductor‐insulator‐semiconductor field‐effect transistor with a planar‐doped barrier gate
1.B. Kim, H. Q. Tserng, and J. W. Lee, IEEE Electron Device Lett. EDL‐7, 638 (1986).
2.H. Hida, A. Okamoto, H. Toyoshima, and K. Ohata, IEEE Electron Device Lett. EDL‐7, 625 (1986).
3.R. J. Malik, K. Board, L. F. Eastman, C. E. C. Wood, T. R. AuCoin, and R. L. Ross, Gallium Arsenide and Related Compounds, Inst. Phys. Conf. Ser. No. 56, Chap. 9, p. 697, 1980.
4.R. J. Malik, R. R. AuCoin, R. L. Ross, K. Board, C. E. C. Wood, and L. F. Eastman, Electron. Lett. 16, 836 (1980).
5.R. J. Malik, Mater. Lett. 1, 22 (1982).
6.T. R. Aucoin and R. J. Malik, “Planar Doped Barrier Gate Field Effect Transistor,” United States Patent No. 4 442 445 (October 1984).
7.R. J. Malik and S. Dixon, IEEE Electron Device Lett. EDL‐3, 205 (1982).
8.M. P. Zurakowski, D. A. Figueredo, S. S. Elliott, G. A. Patterson, W. J. Anklam, and S. R. Sloan, Hewlett Packard J. 37, No. 11, 14 (1986).
9.A. Nagashima, S. Umebachi, and G. Kano, IEEE Trans. Electron Devices ED‐25, 537 (1978).
Article metrics loading...
Full text loading...
Most read this month
Most cited this month