Full text loading...
No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
Advanced lift‐off planarization process for Josephson integrated circuits
1.S. Kotani, T. Imamura, and S. Hasuo, in 1987 International Electron Devices Meeting Technical Digest, 1987, p. 865.
2.Y. Wada, S. Nagasawa, I. Ishida, M. Hidaka, H. Tsuge, and S. Tahara, in 1988 IEEE International Solid‐State Circuits Conference Digest of Technical Papers, 1988, Vol. 31 WPM8.3, p. 84.
3.S. Kotani, N. Fujimaki, T. Imamura, and S. Hasuo, in 1988 IEEE International Solid‐State Circuits Conference Digest of Technical Papers, 1988, Vol. 31 THAM11.7, p. 150.
4.I. Ishida, S. Tahara, Y. Ajisawa, and Y. Wada, in Extended Abstracts of the 19th Conference on Solid State Devices and Materials, 1987, p. 443.
5.M. Hatzakis, B. J. Canavello, and J. M. Shaw, IBM J. Res. Develop. 24, 452 (1980).
Article metrics loading...