1887
banner image
No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
Nanowire-based multiple quantum dot memory
Rent:
Rent this article for
USD
10.1063/1.2362594
/content/aip/journal/apl/89/16/10.1063/1.2362594
http://aip.metastore.ingenta.com/content/aip/journal/apl/89/16/10.1063/1.2362594
View: Figures

Figures

Image of FIG. 1.
FIG. 1.

(Color online) (a) Schematic of the NW heterostructure design; white regions correspond to InAs, gray/black to InP. (b) Dark-field scanning-transmission electron microscope image of an long InP barrier recorded at the section marked in (a). (c) A one-dimensional array of long InAs QDs separated by thick InP barriers. (d) Schematic of the conduction band offsets. Electrons exist in the InAs conduction band on either side of the thick InP barrier. (e) In the QD wire, the Fermi level pinning leads to filling of the first few QD states. (f) Scanning electron microscope image of two NWs processed into a memory/readout configuration.

Image of FIG. 2.
FIG. 2.

(Color online) (a) sweeps for a SB NW. The hysteresis region in the FET current is symmetric in and centered around . Maximum amount of stored charge on the floating gate at is attained by sweeping to (, ). (b) A plot of the temperature dependence for the hysteresis observed in the FET current. Pronounced hysteresis is observed up to around , whereas at room temperature the thermal energy is sufficient to excite carriers over the InP barrier. (c) sweeps for a QD NW. The hysteresis region in the FET current is displaced to positive due to QD states near the Fermi level (, ). (d) A similar behavior as in (b) is observed for the QD wire. In this case the hysteresis disappears at around .

Image of FIG. 3.
FIG. 3.

Change in FET current is measured after reset and write pulses, respectively. The length of the set pulse is reduced from (, ). (a) The SB memory is successfully charged for write pulses with lengths . (b) The QD memory is successfully charged for write pulses with lengths .

Loading

Article metrics loading...

/content/aip/journal/apl/89/16/10.1063/1.2362594
2006-10-16
2014-04-16
Loading

Full text loading...

This is a required field
Please enter a valid email address
752b84549af89a08dbdd7fdb8b9568b5 journal.articlezxybnytfddd
Scitation: Nanowire-based multiple quantum dot memory
http://aip.metastore.ingenta.com/content/aip/journal/apl/89/16/10.1063/1.2362594
10.1063/1.2362594
SEARCH_EXPAND_ITEM