No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
Increasing the noise margin in organic circuits using dual gate field-effect transistors
1.E. Cantatore, T. C. T. Geuns, G. H. Gelinck, E. van Veenendaal, A. F. A. Gruijthuijsen, L. Schrijnemakers, S. Drews, and D. M. de Leeuw, IEEE J. Solid-State Circuits 42, 84 (2007).
2.G. H. Gelinck, H. E. A. Huitema, E. van Veenendaal, E. Cantatore, L. Schrijnemakers, J. B.P. H. van der Putten, T. C. T. Geuns, M. Beenhakkers, J. B. Giesbers, B. Huisman, E. J. Meijer, E. M. Benito, F. J. Touwslager, A. W. Marsman, B. J. E. van Rens, and D. M. de Leeuw, Nat. Mater. 3, 106 (2004).
3.C. F. Hill, Mullard Tech. Commun. 89, 239 (1967).
4.S. De Vusser, J. Genoe, and P. Heremans, IEEE Trans. Electron Devices 53, 601 (2006).
5.J. R. Hauser, IEEE Trans. Educ. 36, 363 (1993).
10.E. Cantatore and E. J. Meijer, Proc. ESSCIRC 2003, 29.
11.M. G. Buhler and T. W. Griswold, J. Electrochem. Soc. 83–1, 391 (1983).
Article metrics loading...
Complex digital circuits reliably work when the noise margin of the logic gates is sufficiently high. For -type only inverters, the noise margin is typically about . To increase the noise margin, we fabricated inverters with dual gate transistors. The top gate is advantageously used to independently tune the threshold voltage. The shift can be quantitatively described by , where and are the top and bottom gate capacitances. We show that by adjusting the top gate biases, the noise margin of dual gate inverters can be significantly improved up to about .
Full text loading...
Most read this month