1887
banner image
No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
Complementary metal oxide silicon integrated circuits incorporating monolithically integrated stretchable wavy interconnects
Rent:
Rent this article for
USD
10.1063/1.2963364
/content/aip/journal/apl/93/4/10.1063/1.2963364
http://aip.metastore.ingenta.com/content/aip/journal/apl/93/4/10.1063/1.2963364
View: Figures

Figures

Image of FIG. 1.
FIG. 1.

(a) Schematic illustration of the fabrication process, including cartoons of CMOS inverter logic gates with stretchable, wavy interconnects. Also shown is the strategy of top layer encapsulation to locate the critical circuit elements near the neutral mechanical plane (NMP) to avoid cracking. (b) Image of CMOS inverters with wavy interconnects and bridge structures. (c) Magnified view of a CMOS inverter with wavy interconnects. (d) Three dimensional finite element simulation of the mechanics of this system, showing good agreement with experimental observation; inset shows the location of neutral mechanical plane at the active island region.

Image of FIG. 2.
FIG. 2.

(a) Optical images of stretching tests on a silicon CMOS inverter. (b) Profile changes associated with the Poisson effect with applied strain of 3.7% along (left) and (right). (c) Transfer characteristics of stretchable CMOS inverters (red and black: experiment, blue: simulation, left) and variation in inverter threshold voltage for each applied strain in (red) and (black) direction (right); the inset shows log scale transfer curves for individual transistors. (d) Current-voltage curves of an nMOS (left) and pMOS (right) transistor; solid and dotted lines correspond to experiment and simulation, respectively.

Image of FIG. 3.
FIG. 3.

(a) Optical images of stretching tests on a silicon CMOS ring oscillator. (b) Oscillation characteristics at different strain values (left: 0s and 0e refer to zero strains at the start and end of the tests, respectively: and refer to tensile strains along and , respectively) and associated frequencies determined by Fourier transformation (right).

Loading

Article metrics loading...

/content/aip/journal/apl/93/4/10.1063/1.2963364
2008-07-31
2014-04-17
Loading

Full text loading...

This is a required field
Please enter a valid email address
752b84549af89a08dbdd7fdb8b9568b5 journal.articlezxybnytfddd
Scitation: Complementary metal oxide silicon integrated circuits incorporating monolithically integrated stretchable wavy interconnects
http://aip.metastore.ingenta.com/content/aip/journal/apl/93/4/10.1063/1.2963364
10.1063/1.2963364
SEARCH_EXPAND_ITEM