No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
The full text of this article is not currently available.
Integrated complementary graphene inverter
10.S. Y. Zhou, G. -H. Gweon, A. V. Fedorov, P. N. First, W. A. de Heer, D. -H. Lee, F. Guinea, A. H. C. Neto, and A. Lanzara, Nature Mater. 6, 770 (2007).
19.S. -M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits Analysis Design (McGraw-Hill, New York, 2002).
20.A. C. Ferrari, J. C. Meyer, V. Scardaci, C. Casiraghi, M. Lazzeri, F. Mauri, S. Piscanec, D. Jiang, K. S. Novoselov, S. Roth, and A. K. Geim, Phys. Rev. Lett. 97, 187401 (2006).
21.L. Liu, S. Ryu, M. R. Tomasik, E. Stolyarova, N. Jung, M. S. Hybertsen, M. L. Steigerwald, L. E. Brus, and G. W. Flynn, Nano Lett. 8, 1965 (2008).
Article metrics loading...
The operation of a digital logic inverter consisting of one - and one -type graphenetransistor integrated on the same sheet of monolayergraphene is demonstrated. Both transistors initially exhibited -type behavior at low gate voltages, since air contamination shifted their Dirac points from zero to a positive gate voltage. Contaminants in one transistor were removed by electrical annealing, which shifted its Dirac point back and therefore restored -type behavior. Boolean inversion is obtained by operating the transistors between their Dirac points. The fabricated inverter represents an important step toward the development of digital integrated circuits on graphene.
Full text loading...
Most read this month