banner image
No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
Virtual integrated processing for integrated circuit manufacturing
Rent this article for
View: Figures


Image of FIG. 1.
FIG. 1.

Linking of reactor (or wafer) scale and feature scale models for EP. Present case shows wafer-scale plating behavior (points, data; line, simulation; center at ; and edge at ) leading to drastically different feature scale gap-fill phenomena shown below with on-wafer location labels. SEM photos of feature cross section included at the center vs edge of the wafer for comparison.

Image of FIG. 2.
FIG. 2.

EP profile evolution showing bottom-up fill behavior near the bottom corner of features. Results normalized with reference length scale .

Image of FIG. 3.
FIG. 3.

(a) Instantaneous temperature distribution between pad and wafer surface based on frictional heating during polish. (b) Etch rate variation across wafer. (c) Molecular structures of the reaction with slurry to form on surface based on quantum-chemistry studies.

Image of FIG. 4.
FIG. 4.

Sample slurry transport simulations for CMP using a nitric-based slurry. Top: Top-down view of Cu ion concentration near the wafer surface. Bottom: Vertical cross section of Cu ion concentration field.

Image of FIG. 5.
FIG. 5.

(a) Layout for CMP simulation. (b) Evolution of surface topography from post-EP (topmost) to post-CMP shown along the cross section through the middle of the layout.

Image of FIG. 6.
FIG. 6.

CMP profile evolution, starting with a nonplanar EP topology, showing planarization and overpolishing behavior. Axes scaled with a reference length scale .


Article metrics loading...


Full text loading...

This is a required field
Please enter a valid email address
752b84549af89a08dbdd7fdb8b9568b5 journal.articlezxybnytfddd
Scitation: Virtual integrated processing for integrated circuit manufacturing