FE-SEM image of InAs NWs grown on substrates. Top inset is the equivalent capacitance circuit where and are associated with the interface trap density. Bottom inset is equivalent dc circuit model for the underlap top-gate NWFET.
Time-resolved transfer characteristics of an InAs NWFET with , , and , showing long characteristic time constants up to (open circles) and stretched exponential fits to these curves (solid lines).
2D Silvaco Atlas simulation of the carrier concentration for a diameter InAs NWFET with (a) fixed positive charged traps under the gate and (b) charge neutral surface under the gate. and .
(a) Transfer curves of an InAs NWFET with , , and , plotted for different gate voltage sweep rates. (b) Computed and from the transfer curves in (a).
for an InAs NWFET device with , , and . [(a)–(c)] Hysteresis plots for fast gate voltage sweep rate . [(d)–(f)]. Hysteresis plots with a slower gate voltage sweep rate of .
Article metrics loading...
Full text loading...