No data available.
Please log in to see this content.
You have no subscription access to this content.
No metrics data to plot.
The attempt to load metrics for this article has failed.
The attempt to plot a graph for these metrics has failed.
Modeling of tunneling through a three-layer gate stack with/without a quantum wella)
a)This paper was presented at the 16th Workshop on Dielectrics in Microelectronics (WoDiM 2010), Bratislava, Slovakia, 28–30 June 2010.
Data & Media loading...
Article metrics loading...
Full text loading...