Previous Article
Reduction of the initial defect density and improvement of the reliability of Cu/low-k structures by a methylating treatment
The reliability of Cu/low-k structures after a methylating treatment has been studied. The lifetime increases for structures that have undergone the treatment and the effective k is also reduced. The ...
Next Article
Pressure dependent Parylene-N pore sealant penetration in porous low-kappa dielectrics
The introduction of porosity in dielectrics is desirable to reduce the dielectric constant; but it causes integration problems such as CVD/ALD precursor penetration for barrier layer/seed layer deposi...

You are not logged in to this journal. Log in

Control of sidewall slope in silicon vias using SF6/O2 plasma etching in a conventional reactive ion etching tool

J. Vac. Sci. Technol. B Volume 23, Issue 5, pp. 2226-2231 (September 2005)

Published 23 September 2005
Buy This PDF   (US$23)
Download HTML Download Sectioned HTML Download PDF (565 kB) View Cart

KEYWORDS and PACS

Keywords
PACS
  • 81.05.Cy
    Elemental semiconductors: fabrication, treatment, testing and analysis
  • 81.65.Cf
    Surface cleaning, etching, patterning
  • 52.77.Bn
    Etching and cleaning in plasmas
  • 85.40.Ls
    Metallization, contacts, interconnects; device isolation
  • 85.40.Hp
    Lithography, masks and pattern transfer (microelectronics)
  • YEAR: 2005

RELATED DATABASES


To view database links for this article,
you need to log in.
To view database links for this article,
you need to log in.

PUBLICATION DATA

ISSN:
1071-1023 (print)   1520-8567 (online)
Publisher:
AIP is a member of CrossRef AVS
R. F. Figueroa and S. Spiesshoefer
Microelectronics–Photonics Program, University of Arkansas, Fayetteville, Arkansas 72701

S. L. Burkett and L. Schaper
Department of Electrical Engineering, University of Arkansas, Fayetteville, Arkansas 72701
The etching of anisotropic blind vias in silicon with diameters of 5–10  µm and an aspect ratio ~2–4 with controlled sidewall inclination is reported. The motivation for this work is the creation of a vertical, or three dimensional interconnect. Via formation by reactive ion etch (RIE) processing is the focus of this project. Arrays of vias have been etched in 125 mm diam silicon (100) wafers using a photoresist mask. A parallel plate RIE system with a SF6/O2 gas mixture is used. The effects of O2/(SF6+O2) gas flow ratio, electrode bias, and chamber pressure on etch rate and feature profile have been studied. Visualization of the via profiles using scanning electron microscopy is used to identify the key parameters that control the sidewall slope. This slope is important for the subsequent deposition of via lining materials before filling with Cu. Our results indicate that the O2/(SF6+O2) ratio is a key parameter in determining the sidewall slope, however the electrode bias and chamber pressure are critical in determining the physical and chemical process balance that determine the anisotropy of the etch process. ©2005 American Vacuum Society
History: Received 23 March 2005; accepted 1 August 2005; published 23 September 2005
Permalink: http://dx.doi.org/10.1116/1.2041654

REFERENCES (26)

For access to fully linked references, you need to log in. For access to fully linked references, you need to Log in.

CITING ARTICLES

For access to citing articles, you need to log in.
For access to citing articles, you need to Log in.